
ICS840022AKI-02 REVISION B SEPTEMBER 27, 2010
11
2010 Integrated Device Technology, Inc.
ICS840022I-02 Data Sheet
FEMTOCLOCK CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
Package Outline and Package Dimensions
Package Outline - K Suffix for 16 Lead VFQFN
Table 8. Package Dimensions
Reference Document: JEDEC Publication 95, MO-220
JEDEC Variation: VEED-2/-4
All Dimensions in Millimeters
Symbol
Minimum
Maximum
N
16
A
0.80
1.0
A1
00.05
A3
0.25 Ref.
b
0.18
0.30
ND & NE
4.0
D & E
3.00 Basic
D2 & E2
1.00
1.80
e
0.50 Basic
L
0.30
0.50
Top View
Index Area
D
Chamfer 4x
0.6 x 0.6 max
OPTIONAL
A
0. 08
C
A3
A1
Seating Plane
E2
2
L
(N
-1)x e
(R ef.)
(Ref.)
N & N
Even
N
e
D2
2
D2
(Ref.)
N& N
Odd
1
2
e
2
(Typ.)
If N & N
are Even
(N -1)x e
(Re f.)
b
Thermal
Base
N
DE
D
DE
E
Anvil
Singulation
or
Sawn
Singulation
N-1
N
CHAMFER
1
2
N-1
1
2
N
RADIUS
N-1
1
2
N
AA
DD
CC
BB
4
Bottom View w/Type B ID
Bottom View w/Type C ID
Bottom View w/Type A ID
There are 3 methods of indicating pin 1 corner
at the back of the VFQFN package are:
1. Type A: Chamfer on the paddle (near pin 1)
2. Type B: Dummy pad between pin 1 and N.
3. Type C: Mouse bite on the paddle (near pin 1)